## REGISTERS

Registers are sequential logic circuits that store and/or shift binary sequences. Registers can be classified in:

- memory registers (with parallel load) - latch
- shift registers (with serial load)
- combined registers (with parallel and serial load)
- universal registers.


## 1. Memory registers - latches (MR)

Latches are used for temporary storage of binary numbers in digital systems. They are realized with D flip-flops driven by a common clock signal. Data is stored simultaneously in all cells, on the clock active edge or level. In the following figure a schematic of such a register is presented:


The binary number $N_{b}=x_{3} x_{2} x_{1} x_{0}$, existing at the moment $t_{n}$ at the $D_{k}$ register's inputs, is stored in its cells and at the moment $t_{n+1}$ the same number appear at its outputs. The process can be described like this:
$t_{n}: D_{k}=x_{k} \quad \Rightarrow \quad t_{n+1}: Q_{k}=D_{k}=x_{k}, \quad$ where $x_{k}=0$ or 1 , and $k=0,1, \ldots N-1$ Thus, the simultaneous load of the $n$ bits has been realized (parallel load) MR is also called parallel load register or latch. It can be realized with any number of cells, but usually they have $3,8,16$ cells.

## 2. Shift registers (SR)

SR's are SLC that shift their content to the left or to the right on every clock pulse. They store a cell's content in the next cell or in the previous one. The first cell will store the value existing at the serial input and the content of the last cell will be lost. It can be realized with any type of flipflops connected in cascade. The schematics of such circuit are presented

LAB no. 12.
below:
SR with JKff


SR with Dff


The output of the $k$ FF is connected at the data input of the $k+1 \mathrm{FF}$ ( $Q_{k}=D_{k}$ or $Q_{k}=S_{k}\left(J_{k}\right), \bar{Q}_{k}=R_{k}\left(K_{k}\right)$, all cells having the same clock signal. The only data input is SI (Serial Input) and the only output is "SO" (Serial Output). Considering that at moment $t_{n}$ the cells outputs are

$$
\begin{gathered}
Q_{0}(n)=x_{0}, Q_{1}(n)=x_{1}, \ldots Q_{N-2}(n)=x_{N-2}, Q_{n-1}(n)=x_{N-1}, \\
S I(n)=x_{I N}
\end{gathered}
$$

and
is the input at the same moment $t_{n}$, then at the moment $t_{n+1}$, after the active edge of the clock signal, the register's outputs will be:

$$
\begin{gathered}
Q_{0}(n+1)=S I(n)=x_{I N}, Q_{1}(n+1)=Q_{0}(n)=x_{0}, \ldots Q_{N-2}(n+1)=Q_{N-3}(n)=x_{N-3}, \\
Q_{N-1}(n+1)=Q_{N-2}(n)=x_{N-2}
\end{gathered}
$$

On every pulse clock the SR move its content from one cell to the next one (from LSB to MSB). By connecting the input of the $k^{\text {th }}$ cell to the input of the $k+1^{\text {th }}$ cell shift to left register can be realized. The displacement sense counts when both directions are used, otherwise the order of the outputs has to be changed.

In practice we can find integrated registers having both shifting directions: bidirectional or reversible SR. Such register is shown in the following figure. The shift direction is established by the logic state at the input $n S E N S$ :


As we can see, 2:1 multiplexers are inserted between the flip-flops. They realize the connections $Q_{k}=D_{k+1}$ for the left-right sense or $D_{k}=Q_{k+1}$ for the right-left sense. For $n S E N S=$ logic 0 , the $M U X_{k}$ connects $Y=I_{0}$, realizing

LAB no. 12.
the connection $D_{k+1}=Q_{k}$, and the register will be left-right shifter. For $n S E N S=$ logic $1, M U X_{k}$ will connect $Y=I_{1}$, realizing the connection $D_{k}=Q_{k+1}$, and the register will be right-left shifter.

## 3. Combined register (CR)

In many applications it is useful to have both parallel and serial inputs and outputs: serial to parallel converter and parallel to serial. The following figure shows such a register:


The input $C M$ establishes the working mode: $\mathrm{CM}=0$ makes it a shift register and $\mathrm{CM}=1$ makes a memory register. The shift register works on $\mathrm{CLK}_{s}$ and the memory register works on $\mathrm{CLK}_{\mathrm{p}}$. It has separate clock inputs because there are applications where different clock signals are needed.

## 4. Universal register(UR)

The universal register has all the functions presented above: left-right or right-left shift, parallel inputs and outputs. In order to realize all these functions 4:1 multiplexers like in the figure below:


The following table descibes how it works:

| $\overline{C M_{0}}$ | $\overline{C M_{1}}$ |  |
| :---: | :---: | :---: |
| 0 | 0 | SR left-right |
| 1 | 0 | SR right-left |
| 0 | 1 | MR |

LAB no. 12.

| 1 | 1 | Not used |
| :--- | :--- | :--- |

## 5. Lab works

Complete the following Lab sheet following the indications on it.

## LAB SHEET

1. Input in MaxPlusII a 4 bits memory register and simulate the circuit by applying at the input 1111, 0000, 1001, 0011, 1010 and 0101. Change the values at the input for every clock. Draw the resulted waveforms on the grid below and write down the delay times and the logic values on the waveforms. Compare the values at the input with the ones at the output.

2. Input in MaxPlusII the 8 bit shift register with D flip-flops. Simulate it applying at the input the sequence 10011001 (one bit per clock pulse). Draw the resulted waveforms on the grid below. Write down the delay times and the logic values on the waveforms. Compare the outputs and observe what happens.


LAB no. 12.
3. Input in MaxplusII the universal register. Simulate the circuit and draw the resulted waveforms on the grids below. Write down the delay times and the logic values on the waveforms.
Load the register with 1000 and shift the data to the right.
$\mathrm{Ck}_{\mathrm{s}}$
$\mathrm{Ck}_{\mathrm{p}}$
$\mathrm{CM}_{0}$

$\mathrm{CM}_{1}$

$\mathrm{SO}_{\mathrm{SD}}$

$\mathrm{Q}_{0}$
$\mathrm{Q}_{1}$
$\mathrm{Q}_{2}$




Load the register with 0001 and shift the data to the left.
$\mathrm{Ck}_{\mathrm{s}}$
$\mathrm{Ck}_{\mathrm{p}}$
$\mathrm{CM}_{0}$

$\mathrm{CM}_{1}$

$\mathrm{SO}_{\text {DS }}$

$\mathrm{Q}_{0}$


Q1

$\mathrm{Q}_{2}$
$\mathrm{Q}_{3}$


Apply to the serial input SI $I_{\text {sD }} 1010$ and shift it to the left.
$\mathrm{Ck}_{\mathrm{s}}$ $\qquad$
$\mathrm{CM}_{0}$ (a)
$\mathrm{CM}_{1}$

$\mathrm{SI}_{\mathrm{sD}}$


Q

$\mathrm{Q}_{1}$

$\mathrm{Q}_{2}$


LAB no. 12.
Apply at the serial input $\mathrm{SI}_{\mathrm{DS}} 0101$ and shift it to the right. $\mathrm{Ck}_{\mathrm{s}}$


