## LAB no. 4.

## DECODERS I

Decoders are combinational logic circuits that activate one or more outputs, according to code applied at its inputs. Their applications are memory addressing digital display, data multiplexing, etc.

## 1. Address decoder with enable inputs

This type of decoder is used for memory addressing in microprocessor systems. The circuit activates a single output corresponding to the input code. The activation occures only if the enable inputs are activated (the circuit is selected).

Such a very used circuit is 74LS138 (fig.1), whosw truth table is shown below:


Figure 1

| $E_{1}$ | $\overline{\mathrm{E}_{2}}$ | $\overline{E_{3}}$ | $C$ | $B$ | $A$ | $\overline{Y_{7}}$ | $\overline{Y_{6}}$ | $\overline{Y_{5}}$ | $\overline{Y_{4}}$ | $\overline{Y_{3}}$ | $\overline{Y_{2}}$ | $\overline{Y_{1}}$ | $\overline{Y_{0}}$ | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | circuit is off |
| X | 1 | X | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | circuit is off |
| X | X | 1 | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | circuit is off |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\mathrm{Y}_{0}$ is active |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{Y}_{1}$ is active |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{Y}_{2}$ is active |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{Y}_{3}$ is active |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{4}$ is active |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{5}$ is active |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{6}$ is active |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{7}$ is active |

The circuit has 3 inputs ( $\mathrm{A}, \mathrm{B}, \mathrm{C}$ ) for the code word (address):

$$
\overline{Y_{i}}=\left.0 \Leftarrow i\right|_{Z}=\left.C B A\right|_{B}=C \cdot 2^{2}+B \cdot 2^{1}+\left.A \cdot 2^{0}\right|_{Z}
$$

## LAB no. 4.

and 3 inputs for circuit selection (circuit enable): one active on logic 1 ( $E_{1}$ ) and 2 active on logic 0 ( $\overline{E_{2}}$ and $\overline{E_{3}}$ ). The circuit is selected (active) when all three enable inputs are active ( $E_{1}$ is active AND $\overline{E_{2}}$ is active AND $\overline{E_{3}}$ is active). Those three variables can be replaced with a single one $E=E_{1} \cdot \overline{E_{2}} \cdot \overline{E_{2}}$ for simplifying the synthesis. The truth table can be rewritten for 4 input variables.

## 2. BCD to decimal decoder

In practice we frequently find situations when we need to decode a BCD (Binary to decimal) code - for example displaying on Nixie tubes. This is similar with the address decoder, except it has ten outputs. The truth table is shown below.

| D | C | B | A | $\overline{Y_{9}}$ | $\overline{Y_{8}}$ | $\overline{Y_{7}}$ | $\overline{Y_{6}}$ | $\overline{Y_{5}}$ | $\overline{Y_{4}}$ | $\overline{Y_{3}}$ | $\overline{Y_{2}}$ | $\overline{Y_{1}}$ | $\overline{Y_{0}}$ | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\mathrm{Y}_{0}$ is active |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{Y}_{1}$ is active |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{Y}_{2}$ is active |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{Y}_{3}$ is active |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{4}$ is active |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{5}$ is active |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{6}$ is active |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{7}$ is active |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{8}$ is active |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{Y}_{9}$ is active |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | outputs off |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | outputs off |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | outputs off |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | outputs off |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | outputs off |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | outputs off |

The circuit works only with BCD input code. We can consider the outputs for the input combinations greater than 9 (1001) as being don't care in order to obtain a simpler circuit. The above table is complete and no output will be active for the codes greater than 9 . The circuit will be more complicated in this case.

## 3. Works to do in the lab

Complete the following sheet according to the indications.

Digital Circuits Laboratory

## LAB SHEET

1. Starting from the reduced truth table complete the VK diagrams below and extract the minimized equations for the 8 outputs.

| BA <br> BC | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
| $\overline{Y_{0}}=$ |  |  |  |  |


| BA <br> BA | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
|  |  |  |  |  |


| EA | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
| $\bar{Y}$ |  |  |  |  |


| BA <br> BA | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
| $\overline{Y_{3}}=$ |  |  |  |  |


| BA | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
| $\bar{Y}$ |  |  |  |  |


| EA 00 01 <br> 00   | 11 | 10 |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
| $\overline{Y_{5}}=$ |  |  |  |  |


| EA | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |
| $\overline{Y_{6}}=$ |  |  |  |  |


| BA <br> BA | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |$\overline{Y_{7}}=$

## LAB no. 4.

2. From the equations deduced at 1st requirement, build the circuit of the address decoder with logic gates:
3. Introduce the circuit in MaxPlusII and simulate it. Draw the waveforms resulted from simulation below. Determine the delay time between in and out.
Waveforms:

